Digital Logic Design, Fourth Edition

adjacent product terms path sensitisation invalid code detector reduced state table general qualifying symbols hexadecimal counter reduced prime implicant table same prime implicant sensitisation technique merger diagram next state equations reduced state diagram fault detection table next state entries steering table least significant stage common control block incompletely specified machine analogue input voltage inverted variables prime implicant tables code tabulated maximal compatibles binary sequence generator radix complement